Optimization and analysis of PwrSoC Buck converter with integrated passives for automotive application by Svikovic, Vladimir et al.
Optimization and Analysis of PwrSoC Buck Converter 
with integrated passives for Automotive Application 
V. Svikovic, J. Cortes, P. Alou, J. Oliver, J. A. Cobos 
Abstract— Current trends in automotive industry impose as 
main drivers the improvement of the efficiency and the 
miniaturization of the electronic systems. New technologies for 
passives enable the integration of the power converter together 
with the load in a single chip. This study is related to the 
optimization and analysis of a PwrSoC Buck converter system 
used to supply in-chip load for automotive application. Due to 
the complexity of the design and various constrains, multi-
variable optimization is employed. Furthermore, this paper 
analyzes the impact of the used technologies on the system 
efficiency and provides information how to improve system 
efficiency. 
I. INTRODUCTION 
Current trends in automotive industry [1] are showing 
significant increase of car electronics, shifting the 
functionality form mechanical to electrical systems. 
According to this study, during the period 1993-2008, 
vehicle production has increased by 44%, while the 
automotive electronic content has grown by 155% and the 
semiconductor content by 325%. These growing trends are 
imposing efficiency and miniaturization as main drivers for 
power supply system due to the mass and C02 reduction. On 
the other hand, different studies of the trends in power 
electronics [2]-[5] are showing that significant effort is 
invested in integration and miniaturization of the power 
system. Special effort is given to the implementation of the 
passives [6]-[10] and improvement of the semiconductor 
design and models for losses estimation [11]-[15]. 
Having in mind these current trends, the work presented 
in this paper is part of a project that proposes a fully 
integrated solution for an automotive power supply chain 
from the battery to the microcontroller. The system, 
presented in Fig. 1, is composed of the power converter and 
a load. The power converter can be implemented as a single 
stage solution or multistage, adapting the semiconductor 
technology depending on the selected solution. In order to 
optimize the power converter a multi-variable optimization 
needs to be employed. In this paper, the focus is on the single 
stage system, where a synchronous buck converter, presented 
in Fig. 2, is optimized under both static and dynamic 
constraints to comply with automotive qualification defined 
within the European project called PowerSwipe [16]. The 
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Figure 1. PwrSoC System implementation. 
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Figure 2. Single Phase Buck converter. 
converter is designed using Infineon semiconductor 
technology, Tyndall inductor technology and IPDiA 
capacitor technology. In the first part of the paper the models 
used to estimate the losses are presented. The second part is 
dedicated to the algorithm used for optimization, where the 
algorithm is optimizing design variables to obtain maximal 
system efficiency at nominal operating point, satisfying both 
static and dynamic constraints imposed by the specification. 
Finally, the third part shows the obtained results. 
II. MODELS 
The component models are provided by manufacturers of 
the components or derived based on the simulations provided 
by the manufactures and they are used for the estimation of 
the power losses. On the other hand, the models of the 
control are based on the literature and can be divided as the 
switching model, implemented as a hybrid state-space model 
[17], and average model, implemented as a liner state-space 
model based on [18] for VMC and [19] for PCMC. 
TABLE I. 
Figure 3. Cross-sectional view of the cored racetrack inductor with 
noncored half-spiral end turns. 
A. Magnetics model 
The magnetic components are designed using Tyndall 
National Institute technology. The components are based on 
"Magnetics on Silicon" process which is used for fabrication 
of micro-inductor and micro-transformer structures. The 
process is currently employed to fabricate 'elongated spiral' 
or 'racetrack' device structures, shown in Fig. 3. The 
geometrical parameters of the device are defined in Table I. 
The analytical model of a basic inductor, validated by 2D 
FEA simulations, has been implemented based on the 
equation presented in [7]. The losses of the inductor are 
divided into DC conduction losses, PL cu DC, AC conduction 
losses, PT core hysteresis losses, P L_Fe_Hyst; and core 
eddy-current losses, PL Fe Eddy The inductor conduction 
losses are estimated using the inductor DC resistance, RDC, 
and AC resistance factor for Mi switching frequency 
harmonic, Fk, therefore the conduction losses are calculated 
by 
P, 
' L Cu AC 
:
 ^DC-'L DC ' 
Rnc / Fk 
-Lk 
(1) 
(2) 
k=\ 
where ILDC is the DC inductor current and ILk is the 
amplitude of the inductor current Mi switching frequency 
harmonic. 
The core losses, both hysteresis and eddy-current losses 
are calculated under the assumption that both the magnetic 
field and flux density are constant throughout the core. Their 
DC values are calculated using 
H 
NI L DC 
DC
~2(cw+dhy 
"DC = MoMc"DC • 
(3) 
(4) 
The inductor core hysteresis losses, created due the 
hysteretic dependence of the flux density (B) versus 
magnetic field (H), are calculated using 
'LFeHyst K f i^PP -^hJsw\ Z V, c •> (5) 
where Kh and b are material dependent parameters, Vc is the 
core v o l u m e , ^ is the switching frequency and ABPP is peak 
to peak flux density, calculated using ABPP= BDCAIL_pp/IL_DC. 
GEOMETRICAL PARAMETERS DESCRIBING THE CORED 
RACETRACK INDUCTOR 
Symbol 
N 
tw 
tt 
ts 
Cw 
Ct 
Cl 
dh 
dw 
d, 
Description 
Number of turns 
Winding width 
Winding thickness 
Winding spacing 
Core width 
Core thickness 
Core length 
Device height 
Device width 
Device length 
The eddy-current losses of the magnetic core are 
calculated by using proximity losses estimation. By 
assuming that the eddy-currents are generated due to the 
proximity effect of generated magnetic field in the core, the 
losses are calculated using 
P LFeEddy " 
Pckw+dhh 
max 
k=\ 
sinh(v í f c)-sin(v í f c) 
(6) 
k Hk 
c o s h ( v ¿ ) - cas(vk) 
where pc is the core resistivity and Hk is the magnetic field 
amplitude at Mi harmonic and it can be calculated using Hk= 
HDC'ILIJIL_DC- The parameter vk is the core thickness (ct) to 
core skin depth (dck) ratio at the Mi switching frequency, 
defined by 
S. 
(7) 
c,k \ pc 
MoMc^sw 
The inductor is connected to the rest of the converter 
with thought-silicon vias (TSV) on both terminals, 
generating additional losses. The inductor TSVs are modeled 
as series impedance composed of a resistance RLpar and an 
inductance LLpar, which is added to the total impedance of the 
-'Lpw: 
inductor. The additional losses component, 
calculated using inductor current RMS value: 
P Lpan IS 
- Lpar '- ^Lpar* L_RMS • (8) 
B. Capacitor model 
The capacitors are designed using IPDiA low voltage 
MOSAIC PICS3 capacitor technology presented in Fig. 4a. 
Furthermore, in Fig. 4b the dependence of equivalent series 
resistance ESR on desired capacitance is presented. It can be 
seen that ESR'C product is not constant and that for bigger 
values of capacitance the product increases. In other words, 
the zero of the capacitor, defined by the ERS and C goes 
down on the lower frequencies thus influencing the converter 
dynamic behavior. Moreover, the losses of the capacitor do 
not reduce linearly with increase of capacitance. Thus in 
order to improve behavior, capacitor model has been 
developed based on a basic capacitor blocks with low 
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Figure 4. MOSAIC PICS3 capacitor: a) capacitor implementation and b) 
ESR-C product. 
capacitance, presented in Fig. 5. Doing so, constant ESR'C 
product is maintained, so the dominate zero is kept on higher 
frequencies and the losses reduce linearly with the 
capacitance. 
In order to generate desired capacitance C0UT, the basic 
building blocks are put in parallel in that manner that 
minimal number of cells is used. The blocks are defined for a 
cell of 12 nF, 3.6 nF and 1.6 nF, as shown in Fig. 5. Each 
cell is designed to occupy the same silicon area, penalizing 
density while improving performance. The equivalent 
capacitance, Ceq, series resistance, ESR, and inductance, ESL, 
are calculated as parallel connections of each block 
capacitances, resistances and inductances, respectively: 
Ni2n UN3n6 UNln6. (10) 
ESZ,=Í222L||Í226-||i™-. (11) 
^12» N3n6 Nln6 
The losses are calculated using capacitor RMS current, 
IC_RMS, and equivalent ESR: 
"c ESR = kbit • 1c RMS • (12) 
Similarly as in the case of the inductor, both the input 
and the output capacitors are connected to the rest of the 
converter with TVSs at both terminals. The TVS is, once 
again, modeled as series impedance composed of a resistance 
RCpar and an inductance LCpar, which is added to the total 
impedance of the capacitor. The additional losses 
component, PCvar, is calculated using capacitor current RMS 
value: 
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Figure 5. Basic capacitor cells: 12 nF (blue), 3.6 nF (red) and 1.6 nF 
(green) basic building blocks. 
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C. Semiconductor model 
The semiconductors used in LV-DCDC converter are 
implemented using Infineon MOSFET technology. The 
model is presented in [20] and consists of nine functions, 
three static characteristics and five dynamic characteristics: 
1. NMOS body diode voltage drop, 
2. NMOS on-resistance, 
3. PMOS on-resistance, 
4. NMOS gate charge, 
5. PMOS gate charge, 
6. NMOS body diode reverse-recovery energy loss, 
7. PMOS turn-off energy loss, 
8. PMOS turn-on energy loss. 
The modeling functions based on discrete number of 
simulations performed by Cadence, where the input variables 
are MOSFET width w and current /. The modeling functions 
are obtained by interpolating the output variable using linear 
plains as presented in Fig. 6. After the measurements are 
obtained (Fig. 6a), for each four points are the intermediate 
point is defined (Fig. 6b) which is used to create output 
linear plains (Fig. 6c). In the case that a function is defined 
with three input variable (e.g. the on resistance), the third 
variable is declared as a parameter and interpolation is 
performed, once again, using the MOSFET width and the 
MOSFET current. 
Obtaining all needed functions, power losses of 
semiconductors can be calculated based on the waveforms of 
the MOSFETs currents, shown in Fig. 7, using the equations 
presented in TABLE II, where wP and wN are widths of PMOS 
and NMOS, respectively; VGSP and VGSN are gate to source 
voltage of PMOS and NMOS, respectively; IL, I0 and /; are 
mean, minimal and maximal inductor currents, respectively; 
Ipmos eff and INmoS eff are PMOS and NMOS RMS currents, 
respectively; fslv is converter switching frequency; Tsw is 
converter switching period; D is duty-cycle; /dead_NZP and 
¿dead_P2N are dead-times at 0 (Tsw) and DTSW, respectively; 
i?PMos and iiWos are on-resistance calculation functions of 
PMOS and NMOS, respectively; 2PMos and 2NMos are 
one-switching gate-charge calculation functions of PMOS 
and NMOS, respectively; ¿PMostum-on and ¿PMostum-off are 
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Figure 6. Basic modeling cell: a) Input plain defined by w[i] and I\j]; b) 
interpolation between four input points, input sub-domains, intermediate 
point YINT y; and c) the output plains and calculation ofy(wJ). 
turn-on and turn-of one-switching energy-loss calculation 
functions of PMOS; ¿¿Wrev-rec is body diodes reverse-recovery 
one-switching energy-loss calculation function; VD_NMOS is 
NMOS body-diode voltage drop calculation function; 
PPMOS cond and PNMOS cond are PMOS and NMOS conduction 
power losses, respectively; PPMosj,ate and Pmiosjate are 
PMOS and NMOS driving power losses, respectively; 
PpMos_tum_on and PpMos_tum_off are turn-on and turn-of losses of 
PMOS; PNMOS rev rec is NMOS body diode reverse-recovery 
power loss and PNdlodeJCT and PNdlode_P2N are dead-times 
losses at 0 (Tsw) and DTSW, respectively. 
The model has been explained in detail and validated in 
[20], where is demonstrated that the standard deviation of the 
model is 2.12 mW for the output power range from 60 mW 
to 600 mW, or that the relative standard deviation of the 
model is 1.89% for the same output power range. The 
relative errors are obtained by normalizing to the output 
power. 
In order to estimate complete power losses of the 
converter, firstly, all needed waveforms are obtained using 
closed-loop hybrid state-space model presented in [17], 
Figure 7. Buck converter currents: inductor current iL (blue), PMOS 
current ÍPMOS (red) and NMOS current imios (green). 
TABLE II. CALCULATION OF SEMICONDUCTOR LOSSES 
Losses 
component 
PpMOS_Cond 
PpMOSturnon 
PpMOS turn off 
PpMOS_gate 
P]SrMOS_Cond 
PNMOS_gate 
PNMOS_rev_rec 
PNdiode_N2P 
PNdiode_P2N 
Time 
instance 
-
0, (Tsw) 
DTSW 
0, (Tsw) 
-
DTsw 
0, (Tsw) 
0, (Tsw) 
DTsw 
Equation 
-KpMOS (Wp, VQSP, II) ' IpmosRMS 
£pMOSturn-on(Wi>, I¿) ' fsw 
^PMOSturn-offvWi', Ij) * fsw 
QPMOS(VGSP, Wp, Io) ' VQSP ' fsw 
- I S T M O S ( % VGSN, ÍL ) ' iNmosRMS 
QNMOS(VGSN, % h) ' VQSN 'fsw 
^Nrev-recíWiV, ¿o) ' fsw 
io ' V D - N M O S ( % Io) ' fsw ' ?dead_N2P 
h ' V D - N M O S ( % h) 'fsw' ?dead_P2N 
following the calculation of the semiconductors losses using 
equations form TABLE II. Passive losses are estimated using 
the equations presented in previous chapters. 
III. OPTIMIZATION ALGORITHM 
The optimization algorithm is searching for a set of input 
variables (the switching frequency fsw, inductor area AL, 
inductance L, output and input capacitance C0UT and QN and 
widths of MOSFETs wP and wN) to obtain maximal 
efficiency at nominal operating point defined by typical 
output current ITYp, output voltage V0UT and input voltage 
VPN. During the optimization process, static and dynamic 
behavior of the system are simulated to verify that both static 
and dynamic constraints are satisfied under the worst case 
steady-state operation and under the load steps and input 
voltage steps transients. 
The algorithm is presented in Fig. 8, where it can be seen 
that the optimization is performed in two steps: in the first it 
performs coarse exhaustive search of the design space 
obtaining intermediate optimal point (OPTPNT), following by 
the second fine gradient search from that point to the optimal 
design (OPT). During the first part of the algorithm, the 
design space is searched with relatively large step in order to 
avoid local maximums in efficiency. The algorithm starts by 
defining current switching frequency fswikp), the inductor 
area AL{kj¿), and the inductance L(kL). If the inductor 
Coarse Optimization 
c START ) 
r- + >cr / s W l v j / s W l l ) 
Fine Optimization 
c OPT,, J 
Au,...,Aul 
C"Total=04Totar^4L)/>C 
•>C u,...,u 
L Geometry 
Optimization 
CbuTiv> COUTH 
Cir^Cxotai-CouT 
Static constr. 
Dyn. constr. 
+ 
^ " t a v i WNH ) 
* 
^ W p i v > Wpil ) 
Efficiency calculation 
" • ^ /sW~Af,/sW;./sW+Af J 
-4L-AA, -4L , -4L+AA 
C"Total=04Totar^4L)/>C 
• • • ( L-\t,L,L+\t ) 
Z. Geometry 
Optimization 
CoUT-Ac, C0UT1 CoUT+Ac 
Clf^Cjotal-CoUT 
Static constr. 
Dyn. constr. 
K 
Efficiency calculation 
OPT,, OPT 
Figure 8. Optimization Algorithm. 
implementation is possible, the optimal design is passed 
downwards and the algorithm selects the current output 
capacitor COUI(kc) and indirectly the input capacitor C¡N(kc), 
which is defined by difference of the total implementable 
capacitance CTota¡ and current output capacitance COUI(kc). 
the total implementable capacitance CTota¡ is defined by the 
capacitance density and an available capacitor area, obtained 
as the difference of the total area of the device and current 
inductor area A^k^). Obtaining all electrical parameters, 
L(kL), Couiikc), CIN(kc) and fswikp), the converter is 
simulated both in steady-state and under transients. If the 
obtained performance satisfies the constrains of the system, 
the algorithm selects current NMOS and PMOS widths, 
WJVOW) and wP(iWP), and estimates efficiency at typical 
operating point. After calculating all the possible 
combinations, the intermediate optimal design OPTW is 
obtained. 
The second part of the algorithm is implemented as a 
gradient search: for each variable x, the efficiency is 
estimated in points x-Ax, x, x+Ax. The initial step, Ax is equal 
to the half of the step in the exhaustive search. If the 
efficiency is increased for one of the new designs in any 
direction, the new design is taken as the optimal and the 
process is repeated. If there is no increase in the efficiency, 
all the steps are reduced by half and the process is repeated. 
The algorithm stops when all of the steps are smaller than 
their corresponding precisions, Px, defined by the user. 
IV. RESULTS AND DISCUSSION 
In this chapter results of the optimization are presented 
and analyzed. The buck converter has been optimized to 
convert the input voltage VIN of 5 V to the output voltage 
VOUT of 1.2 V, operating with the typical current ITYP of 280 
mA and the maximum current IMAX of 500 mA. Static peak to 
peak output and input voltage ripples are limited to 60mV 
and 250mV, respectively, while the maximum peak to peak 
output voltage deviation is 144 mV under the load steps of 
50 mA and 300 mA with settling times of 2 ns and 2 LIS, 
respectively, and input voltage step of 250 mV. The inductor 
peak to peak current ripple has been limited to 500 mA, 
while the inductance is limited to 2 uH. Total passives 
available area is 13 mm2. 
In order to evaluate impact of technologies used to design 
the system, a sweep of switching frequency for four different 
optimizations scenarios has been performed. The first 
scenario shows an impact of the inductor technology by 
performing the sweep in the switching frequency with ideal 
MOSFETs (without losses). In the second scenario, the 
inductor is assumed ideal (without losses and zero area for 
any value of inductance), while the MOSFETs are optimized 
for each switching frequency, showing an impact of Si 
technology on the system. In the third scenario, the 
MOSFETs are real, while the conduction losses are added to 
the inductor. Finally, in the fourth scenario, both MOSFETs 
and the inductor are real, showing the tendencies of the 
design behavior on the switching frequency. 
The first optimization sweep is done on the system with 
real inductor and ideal, lossless switches, as commented 
above. The results of the optimizations are presented in Fig. 
9. Is it can be seen in Fig. 9a), the total inductor power losses 
(blue, squares), thus the converter power losses, reduce as 
the switching frequency increases. The reason for this 
behavior can be found in Fig.9b), where components values 
are presented (the inductance L (black, triangles, up), the 
output capacitor C0UT (red, circles) and the input capacitor 
CIN (green, triangles, down)) and in Fig. 9c) where its 
corresponding areas are shown. When the system is 
operating at low switching frequencies, the operating 
conditions impose large values of the inductance and output 
capacitor capacitance to satisfy the specification. Since the 
capacitor area is proportional to the value of the capacitance, 
the inductor available area is drastically reduced (~5mm2 at 2 
MHz - see Fig. 9c). Small available inductor area and big 
inductance penalize the inductor design since the number of 
turns needs to be high with narrower strips increasing the DC 
resistance and DC conduction losses (see Fig. 9a - black, 
triangles, up). In addition, the eddy-current losses are 
increased (purple, diamonds) since the core thickness is 
bigger to achieve needed core volume. On the other hand, 
when the system is optimized to operate at higher switching 
frequencies, needed component values are drastically 
decreased (L = 115 nH, C0UT = 302 nF and QN = 321 nF) 
which facilitates integration of the inductor (inductor area is 
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Figure 9. Ideal MOSFETs - Real Inductor: a) Breakdown of the inductor 
losses; b) Component values; c) Area distribution. 
AL = 8.88 mm2). Under those conditions, wider strips can be 
used reducing conduction losses (PL_CU_DC = 15.42 mW and 
PL cu AC = 7.23 mW), while at the same time, smaller core 
thickness is needed to achieve the core volume, thus 
reducing core losses (PL Fe_Hyst = 7.55 mW and PL Fe Eddy = 
4.43 mW). Analyzing the losses distribution in the whole 
frequency range, it can be seen from Fig. 9a) that for each 
switching frequency, frequency dependent losses (PL_Cu_AC, 
rL_Fe_Hyst and PL Fe_Eddy) are equal to the DC losses (PL_CU_DC). 
The second optimization sweep is done on the system 
with ideal lossless inductor and real switches and the losses 
breakdown as well as the total losses are shown in Fig. 10. 
As expected, total losses (Ptotai - blue, square) increase due to 
the increase of the switching losses (PPMos_sw - red, circles; 
PNMOS sw - purple, diamonds), which are dominant with the 
respect to the conduction losses. Since the inductor is 
costless, the inductance converges to maximal available 
value (2 nH) reducing RMS currents in the system. 
Analyzing the losses distribution in the whole frequency 
range, it can be seen from Fig. 10 that for each switching 
frequency, the losses are equally distributed between PMOS 
losses (PPMOS tot - black, triangles, up) and NMOS losses 
(PNMosjot - green, triangles, down). 
The third optimization sweep is showing the impact of 
adding losses in the inductor. Starting from previous case 
with real switches and lossless inductor (Fig. 10), first, the 
winding losses are added to the system as shown in Fig. 11. 
The breakdown of the system losses are shown in Fig. 11a), 
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Figure 10. Real MOSFETs - Ideal Inductor: Breakdown of the MOSFETs 
losses. 
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Figure 11. Real MOSFETs - Inductor with Cu losses: a) Breakdown of 
the converter losses; b) Component values. 
where it can be seen that both total MOSFETs losses 
(PMOSFETS - red, circles) and total inductor losses (PL_tot -
black, triangles, up) have the same tendencies as presented in 
previous cases: the MOSFETs losses increase as the 
switching frequency increases, while the inductor losses are 
decreasing. The total losses have the minimum at 4 MHz 
where the losses are balanced between MOSFETs and the 
inductor. Fig 1 lb) presents components values, where can be 
seen, once again that the inductor inductance have the same 
tendency as in the first scenario. The difference between the 
newly obtained values and in the previous case originate 
from the fact that the core losses are ignored, thus the same 
inductance can be implemented in smaller area at the cost of 
the core thickness. 
The fourth scenario analyses the converter with both real 
MOSFETs and the inductor, thus it represents the real 
system frequency sweep and the results are presented in Fig. 
12 and Fig. 13. The Fig. 12 shows the breakdown of the 
converter losses (Fig. 12a), breakdown of the MOSFETs 
losses (Fig. 12b) and breakdown of the inductor losses (Fig. 
12c). From the Fig. 12a) it can be seen that minimal 
converter losses are at 12 MHz where the losses between the 
MOSFETs and the inductor are equal. This point represents 
the optimal converter design. Regarding the losses of the 
rnmnnnpnte nf the system, Fig. 12b) shows that, one again, 
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Figure 12. Real MOSFETs - Real Inductor: a) Breakdown of the 
converter losses; b) Breakdown of the MOSFETs losses; c) Breakdown of 
the inductor losses. 
the losses are balanced between the PMOS and the NMOS, 
while its switching components are approximately 65% of 
the losses for the PMOS and 55% for the NMOS. Similar 
tendency can be observed in Fig. 10 where the impact of 
MOFET technology is analyzed. The inductor losses, shown 
in Fig. 12c), have the same behavior as in the first scenario: 
the losses decrease as the switching frequency increases and 
the losses are balanced between frequency dependent and the 
DC losses. Fig. 13 shows component values (Fig. 13a) and 
the area distribution between the passives (Fig. 13b). As the 
frequency increases, the needed inductance reduces, while 
the available area increases, facilitating the inductor 
implementation. 
The comparison of the efficiencies for all four scenarios 
is presented in Fig. 14. The first scenario with ideal 
MOSFETs and real inductor (T|IM-EL - black, triangles, up) 
pushes the optimal design at higher frequencies to facilitate 
the inductor implementation. The second scenario with real 
MOSFETs and ideal inductor (T|EM..IL - blue, squares) has an 
opposite trend: the optimal design is at low switching 
frequencies in order to minimize the switching losses. 
Adding the conduction losses to the inductor while keeping 
real MOSFETs the optimal design shifts to 4 MHz. finally, 
adding the core losses to the previous case, real converter 
behavior is obtained and the optimal design shifts to 12 MHz 
switching frequency. Additionally, it can be seen in Fig. 14, 
that the efficiency is not penalized drastically if selected 
switching frequency is not the optimal. This is coexistent 
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Figure 13. Real MOSFETs - Real Inductor: a) Component values; b) Area 
distribution. 
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Figure 14. Converter efficiency comparison: real MOSFETs - ideal 
inductor HRM-IL (blue, squares), ideal MOSFETs - real inductor HIM-RL (black, 
triangles-up), real MOSFETs -inductor with conduction losses HRM-CUL (red, 
circles), real MOSFETs - real inductor HRM-RL (green, triangles-down). 
with converter losses breakdown, presented in Fig 12a), 
where it can be seen that total losses of the converter (Ptotal -
blue, squares) are relatively flat around its minimum at 12 
MHz. this can be used to shift the stress from the passives to 
the MOSFETs and vice versa: if selected switching 
frequency is higher than the optimal, the inductor 
implementation is easier, while the MOSFETs losses are 
increased; if selected switching frequency is lower than the 
optimal, MOSFETs losses are smaller, thus the thermal 
stress is reduced and reliability is increase at the cost of 
inductor implementation. 
Finally, the optimization of the real system has been 
performed, obtaining the following results for the optimal 
design: 11.7 MHz optimum frequency; the input and the 
output capacitors are 175 nF and 245 nF respectively; the 
inductance is 200 nH and the inductor area is 9.9 mm2; 
finally, the widths of MOSETs are 12 mm for PMOS and 
14.1 mm for NMOS. The efficiency of the optimal design is 
77.5% which is consistent with obtained results presented in 
Fig. 12. Breakdown of the losses of the system at typical 
load is presented in Fig. 15 where it is shown that around 
half of the losses are dissipated in the inductor, while the 
second half is in the semiconductors. 
V. CONCLUTIONS 
This study is related to the optimization and analysis of 
the PwrSoC Buck converter system used to supply in-chip 
load for automotive application. Due to the complexity of the 
system and various constrains, multi-variable optimization 
needs to be employed. In order to reduce optimization time it 
is needed to use fast mathematical models to estimate power 
losses with sufficient precision. In addition, due to the 
dynamic requirements, the optimization needs to be able to 
analyze dynamic behavior as well. 
The optimization of the system has been performed 
obtaining the design with 77.5% efficiency, operating at 11.7 
MHz. the efficiency could be improved implementing the 
converter with discrete component, but it is penalized due to 
the full system integration while complying automotive 
requirements. Further, technology impact analysis of the 
system has been performed. In the first analyzed case, it is 
shown that the inductor losses reduce as the frequency is 
increases. The second case, with real semiconductor 
technology, has opposite trend: as the frequency increases, 
the losses increase. As the result of those trends, it can be 
concluded that improving semiconductors technology will 
shift optimal design to higher frequencies and improving 
inductor technology will lower the optimal switching 
frequency. 
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